# Dual N & P-Channel PowerTrench<sup>®</sup> MOSFET

## **General Description**

These dual N and P-Channel enhancement mode power field effect transistors are produced using MOS-TECH Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

# Features

- N-Channel 30V/5A  $R_{DS(on)} = 0.024\Omega @ V_{GS} = 10V$  $R_{DS(on)} = 0.035\Omega @ V_{GS} = 4.5V$
- P-Channel
  - -30V/-5A


 $\mathsf{R}_{\text{DS(on)}} = 0.050 \Omega \textcircled{0} \mathsf{V}_{\text{GS}} = -10 \mathsf{V}$ 

 $R_{DS(on)} = 0.075\Omega @ V_{GS} = -4.5V$ 




http://www.mtsemi.com

## Simplified Schematic



## MARKING DIAGRAM & PIN ASSIGNMENT



## Absolute Maximum Ratings (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter		N-CH	P-CH	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	-30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	±20	V
ID	Drain Current - Continuous	(Note 1a)	5	-5	A
	- Pulsed		20	-20	
P <sub>D</sub>	Power Dissipation for Dual Operation		2		W
	Power Dissipation for Single Operation	(Note 1a)	1.	6	
		(Note 1b)	1		
		(Note 1c)	0.	9	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperation	ture Range	-55 to	+150	°C


## **Thermal Characteristics**

R <sub>0JA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R <sub>0JC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

1


Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Char	acteristics	•	•		•		•
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_D = 250 \mu A$ $V_{GS} = 0 V, I_D = -250 \mu A$	N-CH P-CH	30 -30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C $I_D$ = -250 µA, Referenced to 25°C	N-CH P-CH		25 -22		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = 24 V, V_{GS} = 0 V$ $V_{DS} = -24 V, V_{GS} = 0 V$	N-CH P-CH			1 -1	<sup>μ</sup> Α
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	$V_{GS}$ = 20 V, $V_{DS}$ = 0 V	All			100	nA
IGSSR	Gate-Body Leakage, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V	All			-100	nA
On Char	acteristics (Note 2)	•					
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	N-CH P-CH	1 -1	1.6 -1.7	3 -3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C $I_D$ = -250 µA, Referenced to 25°C	N-CH P-CH		-4.3 4		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$	N-CH		24 32 35	30 42 40	mΩ
• US(on)			P-CH		50 58 75	54 78 80	11122
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 V, V_{DS} = 5 V$ $V_{GS} = -10 V, V_{DS} = -5 V$	N-CH P-CH	20 -20			А
<b>g</b> fs	Forward Transconductance	$V_{DS} = 5 V, I_D = 5 A$ $V_{DS} = -5 V, I_D = -5 A$	N-CH P-CH		19 11		S
Dynamic	Characteristics						
C <sub>iss</sub>	Input Capacitance	N-CH V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	N-CH P-CH		460 493		pF
C <sub>oss</sub>	Output Capacitance	P-CH	N-CH P-CH		56 65		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS}$ = -10 V, $V_{GS}$ = 0 V, f = 1.0 MHz	N-CH P-CH		50.5 44		pF


Infinition Dolary Time $V_{DD} = 10 V, I_D = 1 A, V_{GS} = 10V, R_{GEN} = 6 \Omega$ $P-CH$ $7.2$ $100$ $t_r$ Turn-On Rise Time $V_{GS} = 10V, R_{GEN} = 6 \Omega$ $P-CH$ $3.1$ $P-CH$ $ns$ $t_{d(off)}$ Turn-Off Delay Time $P-CH$ $V_{DD} = -10 V, I_D = -1 A, V_{DD} = -10 V, R_{GEN} = 6 \Omega$ $N-CH$ $22$ $P-CH$ $ns$ $t_r$ Turn-Off Fall Time $V_{OS} = -10 V, R_{GEN} = 6 \Omega$ $N-CH$ $22$ $P-CH$ $ns$ $Q_g$ Total Gate Charge $N-CH$ $V_{DS} = 15 V, I_D = 7 A, V_{GS} = 10 V$ $N-CH$ $6.4$ $P-CH$ $nC$ $Q_{gd}$ Gate-Drain Charge $V_{DS} = -15 V, I_D = -5 A, V_{GS} = -10 V$ $N-CH$ $0.7$ $P-CH$ $nC$ Drain-Source Diode Characteristics and Maximum RatingsIsMaximum Continuous Drain-Source Diode Forward Current $N-CH$ $P-CH$ $1.3$ $-1.3$ $A$	Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
ActionHum-On Delay TimeNobFor the particularPerformTerm $V_{OD}$ 10 V, $I_D$ 14 A, V_{GS}10 V, $R_{GEN}$ 6 $\Omega$ Perform13 Ans $V_{OD}$ 10 V, $I_D$ 14 A, V_{GS}Nech3.1nsns $V_{OD}$ 10 V, $I_D$ 14 A, V_{OS}Nech3.1ns $V_{OD}$ 10 V, $I_D$ 14 A, V_{OS}Nech3.1ns $V_{OD}$ 10 V, $I_D$ 14 A, V_{OS}Nech22ns $V_{OD}$ 10 V, $I_D$ 14 A, V_{OS}Nech22ns $Q_g$ Total Gate ChargeNechNech4.0ns $Q_{gs}$ Gate-Source ChargeNechNech8.5nc $Q_{gd}$ Gate-Drain ChargeVos15 V, $I_D$ 7 A, $V_{GS}$ 10 VNech8.2nc $Q_{gd}$ Gate-Drain ChargeVos-15 V, $I_D$ -5 A, $V_{GS}$ -10 VNech0.7ncDrain-Source Diode Characteristics and Maximum RatingsIsMaximum Continuous Drain-Source Diode Forward CurrentNech0.741.2VVoltageNotageN, $I_S$ Nech0.741.2VVos0.741.2VNotageNech0.741.2VVoltagea)78'/W when mounted on a 0.5 m² pad of 2 oz copperb)125'/W when mounted on a.02 m²a)135'/W when mounted on a minimum pad.a)135'/W when mounted on a minimum pad.a) <td>Switchin</td> <td>g Characteristics (Note</td> <td>2)</td> <td></td> <td></td> <td></td> <td>-</td> <td>-</td>	Switchin	g Characteristics (Note	2)				-	-
t       Turn-On Rise Time       VDD = 10V, RGEN = 6 Ω       N-CH       3.1       ns         taiding       Turn-Off Delay Time       P-CH       N-CH       22       ns         t       Turn-Off Fall Time       P-CH       N-CH       22       ns $q_g$ Total Gate Charge       N-CH       Vob = -10 V, RGEN = 6 Ω       N-CH       22       ns $q_g$ Total Gate Charge       N-CH       Vob = -10 V, RGEN = 6 Ω       N-CH       22       ns $q_g$ Total Gate Charge       N-CH       Vob = -10 V, RGEN = 6 Ω       N-CH       A.CH       22       ns $q_g$ Total Gate Charge       N-CH       Vob = -10 V, RGEN = 6 Ω       N-CH       A.CH       22       ns $q_g$ Gate-Source Charge       N-CH       Vob = -10 V, RGEN = 6 Ω       N-CH       A.CH       B.2       nc $q_{gd}$ Gate-Drain Charge       N-CH       Vob = 15 V, I_D = 7 A, Vob = -10 V       N-CH       8.2       nC $Q_{gd}$ Gate-Drain Charge       Vob = -15 V, I_D = -5 A, Vob = -10 V       N-CH       0.7       nC $Q_{gd}$ Maximum Continuous Drain-Source Diode Forward       Vob = 0.7 k - 1.3 A       N-CH       0.74       1.	t <sub>d(on)</sub>	Turn-On Delay Time	_					ns
trueP-CH V_{DD} = -10 V, I_D = -1 A, V_{DD} = -10 V, R_{GEN} = 6 \OmegaN-CH P-CH22 25ns $q_g$ Total Gate ChargeN-CH V_{DS} = -10 V, R_{GEN} = 6 \OmegaN-CH P-CH4.0ns $q_g$ Total Gate ChargeN-CH V_{DS} = 15 V, I_D = 7 A, V_{GS} = 10 V P-CHN-CH P-CH6.4nC $q_{ga}$ Gate-Source ChargeN-CH V_{DS} = 15 V, I_D = -5 A, V_{GS} = -10 VN-CH P-CH6.4nC $q_{gd}$ Gate-Drain ChargeV_DS = -15 V, I_D = -5 A, V_{GS} = -10 VN-CH P-CH0.7 P-CHnCDrain-Source Diode Characteristics and Maximum RatingsIsMaximum Continuous Drain-Source Diode Forward CurrentN-CH P-CH1.3 -1.3AV_{SD}Drain-Source Diode ForwardV_{GS} = 0 V, I_S = 1.3 A V_{GS} = 0 V, I_S = -1.3 A (Note 2)N-CH P-CH0.74 -0.761.2 -1.2Voltagea)78'W when mounted on a 0.5 in pad of 2 oz copperb)125'W when mounted on a a 0.0 2 in² pad of 2 oz copperc)135'W when mounted on a minimum pad.a)78'W when mounted on a 0.5 in pad of 2 oz copperb)125'W when mounted on a a 0.0 2 in² pad of 2 oz copperc)135'W when mounted on a minimum pad.a)12 in letter size papera)78'W when mounted on a 0.5 in pad of 2 oz copperb)125'W when mounted on a do 2 oz copperc)	tr	Turn-On Rise Time		N-CH		3.1		ns
tr       Turn-Off Fall Time $V_{GS} = -10V$ , $R_{GEN} = 6 \Omega$ N-CH       4.0       ns $Q_g$ Total Gate Charge       N-CH       VGS = -10V, $R_{GEN} = 6 \Omega$ N-CH       8.5       nc $Q_{gs}$ Gate-Charge       N-CH       VGS = -10V, $R_{GEN} = 6 \Omega$ N-CH       8.5       nc $Q_{gs}$ Gate-Charge       N-CH       VGS = -10V, $R_{GS} = 10V$ N-CH       8.2       nC $Q_{gd}$ Gate-Drain Charge       VGS = -15 V, $I_D = 7 A$ , $V_{GS} = 10 V$ N-CH       1.2       nC $Q_{gd}$ Gate-Drain Charge       VDS = -15 V, $I_D = -5 A$ , $V_{GS} = -10 V$ N-CH       0.7       n.2         Drain-Source Diode Characteristics and Maximum Ratings       N-CH       -1.3       A       -1.3       A         V_{SD       Drain-Source Diode Forward       VGS = 0 V, $I_S = 1.3 A$ (Note 2)       N-CH       0.74       1.2       V         Voltage       N_GS = 0 V, $I_S = -1.3 A$ (Note 2)       N-CH       -0.76       -1.2       V         P-CH       N_GS = 0 V, $I_S = -1.3 A$ (Note 2)       P-CH       -0.76       -1.2       V         N_A is the sum of the junction-to-case and case-to-ambilent thermal resistance where the case thermal referen	t <sub>d(off)</sub>	Turn-Off Delay Time		N-CH		22		ns
$Q_g$ Total Gate Charge       N-CH	t <sub>f</sub>	Turn-Off Fall Time		N-CH		4.0		ns
$Q_{gs}$ Gate-Source Charge $V_{DS}$ = 15 V, $I_D$ = 7 A, $V_{dS}$ = 10 V $N-CH$ $1.2$ $nC$ $Q_{gd}$ Gate-Drain Charge $P-CH$ $N-CH$ $0.7$ $nC$ $V_{DS}$ = -15 V, $I_D$ = -5 A, $V_{GS}$ = -10 V $N-CH$ $0.7$ $nC$ Drain-Source Diode Characteristics and Maximum Ratings $N-CH$ $0.7$ $nC$ $V_{SD}$ Drain-Source Diode Forward $V_{GS}$ = 0 V, $I_S$ = 1.3 A $(Note 2)$ $N-CH$ $0.74$ $1.2$ $nC$ $V_{SD}$ Drain-Source Diode Forward $V_{GS}$ = 0 V, $I_S$ = 1.3 A $(Note 2)$ $N-CH$ $0.76$ $1.2$ $V$ $V_{SD}$ Drain-Source Diode Forward $V_{GS}$ = 0 V, $I_S$ = 1.3 A $(Note 2)$ $N-CH$ $0.74$ $1.2$ $V$ $V_{SD}$ Drain-Source Diode Forward $V_{GS}$ = 0 V, $I_S$ = 1.3 A $(Note 2)$ $N-CH$ $0.74$ $1.2$ $V$ $V_{SD}$ Drain-Source Diode Forward $V_{GS}$ = 0 V, $I_S$ = 1.3 A $(Note 2)$ $N-CH$ $0.76$ $1.2$ $V$ $V_{SD}$ Drain-Source Diode Forward $V_{GS}$ = 0 V, $I_S$ = 1.3 A $(Note 2)$ $P-CH$	Q <sub>g</sub>	Total Gate Charge		N-CH		6.4		nC
$Q_{gd}$ Gate-Drain Charge $V_{DS} = -15 \text{ V}, \text{ I}_{D} = -5 \text{ A}, \text{V}_{GS} = -10 \text{ V}$ $N-CH$ $0.7$ $nC$ Drain-Source Diode Characteristics and Maximum Ratings         Is       Maximum Continuous Drain-Source Diode Forward Current $N-CH$ $1.3$ $A$ VSD       Drain-Source Diode Forward       V_{GS} = 0 V, I_S = 1.3 A       (Note 2) $N-CH$ $0.74$ $1.2$ $V$ VsD       Drain-Source Diode Forward $V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A}$ (Note 2) $N-CH$ $0.74$ $1.2$ $V$ voltage $V_{GS} = 0 \text{ V}, I_S = -1.3 \text{ A}$ (Note 2) $N-CH$ $0.74$ $1.2$ $V$ othese: $R_{SUA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{SUC}$ is guaranteed by design while $R_{eCA}$ is determined by the user's board design. $\mathcal{O}$ <td>Q<sub>gs</sub></td> <td>Gate-Source Charge</td> <td></td> <td>N-CH</td> <td></td> <td>1.2</td> <td></td> <td>nC</td>	Q <sub>gs</sub>	Gate-Source Charge		N-CH		1.2		nC
Orain-Source Diode Characteristics and Maximum Ratings         Is       Maximum Continuous Drain-Source Diode Forward Current       N-CH       1.3       A         Vsp       Drain-Source Diode Forward       VGS = 0 V, IS = 1.3 A       (Note 2)       N-CH       0.74       1.2       V         Vsp       Using an of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R <sub>eUC</sub> is guaranteed by design while R <sub>eCA</sub> is determined by the user's board design.       Image: Colored for the drain pins. R <sub>eUC</sub> is guaranteed by design while R <sub>eCA</sub> is determined by the user's board design.       Image: Colored for the drain pins. R <sub>eUC</sub> is guaranteed by design while R <sub>eCA</sub> is determined by the user's board design.       Image: Colored for the drain pins. R <sub>eUC</sub> is guaranteed by design while R <sub>eCA</sub> is determined by the user's board design.       Image: Colored for the drain pins. R <sub>eUC</sub> is guaranteed by design while R <sub>eCA</sub> is determined by the user's board design.       Image: Colored for the drain pins. R <sub>eUC</sub> is guaranteed by design while R <sub>eCA</sub> is determined by the user's board design.       Image: Colored for the drain pins. R <sub>eUC</sub> is guaranteed by design while R <sub>eCA</sub> is determined by the user's board design.       Image: Colored for the drain pins. R <sub>eUC</sub> is guaranteed by design while R <sub>eCA</sub> is determined by the user's board design.       Image: Colored for the drain pins.       Image: Colored for the drain pins.	Q <sub>gd</sub>	Gate-Drain Charge	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -5 A,V <sub>GS</sub> = -10 V	N-CH		0.7		nC
Invariant continuous brain-source bloce i of ward content       P-CH       -1.3       A         Vsp       Drain-Source Diode Forward       V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.3 A       (Note 2)       N-CH       0.74       1.2       V         otes:       R <sub>BJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R <sub>BUC</sub> is guaranteed by design while R <sub>BCA</sub> is determined by the user's board design.       ••••••••••••••••••••••••••••••••••••	Drain–Sc	ource Diode Characte	ristics and Maximum Ratings					1
Vsb       Drain-Source Diode Forward VGS = 0 V, IS = 1.3 A (Note 2)       N-CH P-CH       0.74       1.2 V         Vsb       Voltage       VGS = 0 V, IS = -1.3 A (Note 2)       N-CH P-CH       0.74       1.2 V         obset       Rough is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Rouc is guaranteed by design while Rock is determined by the user's board design.       (Note 2)       N-CH P-CH       0.74       1.2 V         Image: the drain pins.       Rouc is guaranteed by design while Rock is determined by the user's board design.       Image: the drain pins. Rouc is guaranteed by design while Rock is determined by the user's compared design.       Image: the drain pins. Rouc is guaranteed by design while Rock is determined by the user's compared design.       Image: the drain pins. Rouc is guaranteed by design while Rock is determined by the user's compared design.       Image: the drain pins. Rouc is guaranteed by design while Rock is determined on a .02 in <sup>2</sup> pad of 2 oz copper       Image: the drain pins. Rouc is defined as the solder mounted on a minimum pad.       Image: the drain pins. Rouc is defined as the solder mounted on a minimum pad.       Image: the drain pins. Rouc is defined as the solder mounted on a minimum pad.       Image: the drain pins. Rouc is defined as the solder mounted on a minimum pad.         Image: the drain pins.       Image: the drain pins. Rouc is defined as the solder mounted on a .02 in <sup>2</sup> pad of 2 oz copper       Image: the drain pins. Rouc is defined as the solder mounted on a .02 in <sup>2</sup> pad of 2 oz c	ls	Maximum Continuous Drain	-Source Diode Forward Current					A
<b>bites:</b> R <sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R <sub>0JC</sub> is guaranteed by design while R <sub>0CA</sub> is determined by the user's board design.         Image: the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R <sub>0JC</sub> is guaranteed by design while R <sub>0CA</sub> is determined by the user's board design.         Image: the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R <sub>0JC</sub> is guaranteed by design while R <sub>0CA</sub> is determined by the user's board design.         Image: the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R <sub>0JC</sub> is guaranteed by design while R <sub>0CA</sub> is determined by the user's board design.         Image: the sum of the junction and the drain pins.       R <sub>0</sub> / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 /	V <sub>SD</sub>			N-CH			1.2	V
	ale i : i on le							
	Pulse Test: P	ulse Width < 300µs, Duty Cycle < 2.0%	6					
	Pulse Test: P	ulse Width < 300μs, Duty Cycle < 2.0%	6					
	Pulse Test: P	ulse Width < 300μs, Duty Cycle < 2.0%	6					
	Pulse Test: Pi	ulse Width < 300μs, Duty Cycle < 2.0%	6					
	Pulse Test: Pi	ulse Width < 300μs, Duty Cycle < 2.0%	6					
	Pulse Test: Pi	ulse Width < 300μs, Duty Cycle < 2.0%	6					
	Pulse Test: Pi	ulse Width < 300μs, Duty Cycle < 2.0%	6					
	Pulse Test: Pi	ulse Width < 300µs, Duty Cycle < 2.09	6					




4















7





- MOLD FLASH AT THE NON-LEAD SIDES SHOULD BE LESS THAN 6 M 4. DIMENSION L IS MEASURED IN GAUGE PLANE.
- 5. CONTROLLING DIMENSION IS MILLIMETER.
- CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.





#### Notes regarding these materials

- This document is provided for reference purposes only so that Mos-tech customers may select the appropriate Mos-tech products for their use. Mos-tech neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Mos-tech or any third party with respect to the information in this document.
- 2. Mos-tech shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Mos-tech products listed in this document, please confirm the latest product information with a Mos-tech sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Mos-tech such as that disclosed through our website. (http://www.mtsemi.com)
- 5. Mos-tech has used reasonable care in compiling the information included in this document, but Mos-tech assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Mos-tech makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Mos-tech products.
- 7. With the exception of products specified by Mos-tech as suitable for automobile applications, Mos-tech products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Mos-tech sales office beforehand. Mos-tech shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Mos-tech products for the purposes listed below: (1) artificial life support devices or systems

(2) surgical implantations

- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
- (4) any other purposes that pose a direct threat to human life

Mos-tech shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Mos-tech products in any of the foregoing applications shall indemnify and hold harmless Mos-tech Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Mos-tech, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Mos-tech shall have no liability for malfunctions or damages arising out of the use of Mos-tech products beyond such specified ranges.
- 10. Although Mos-tech endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Mos-tech product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Mos-tech products listed in this document are detached from the products to which the Mos-tech products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Mos-tech products may not be easily detached from your products. Mos-techshall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Mos-tech.
- 13. Please contact a Mos-tech sales office if you have any questions regarding the information contained in this document, Mos-tech semiconductor products, or if you have any other inquiries.

注意 本文只是参考译文,前页所载英文版"Cautions"具有正式效力。

	关于利用本资料时的注意事项
1.	本资料是为了让用户根据用途选择合适的本公司产品的参考资料,对于本资料中所记载的技术信息,并非意 味着对本公司或者第三者的知识产权及其他权利做出保证或对实施权力进行的承诺。
2.	动于因使用本资料所记载的产品数据、图、表、程序、算法及其他应用电路例而引起的损害或者对第三者的 知识产权及其他权利造成侵犯,本公司不承担任何责任。
3.	不能将本资料所记载的产品和技术用于大规模破坏性武器的开发等目的、军事目的或其他的军需用途方面。 另外,在出口时必须遵守中国的《外汇及外国贸易法》及其他出口的相关法令并履行这些法令中规定的必要 手续。
4.	本资料所记载的产品数据、图、表、程序、算法以及其他应用电路例等所有信息均为本资料发行时的内容, 本公司有可能在未做事先通知的情况下,对本资料所记载的产品或者产品规格进行更改。所以在购买和使用 本公司的半导体产品之前,请事先向本公司的营业窗口确认最新的信息并经常留意本公司通过公司主页 (http://www.mtsemi.com)等公开的最新信息。
5.	(http://www.intsenii.com)等公开的最新信息。 对于本资料中所记载的信息,制作时我们尽力保证出版时的精确性,但不承担因本资料的叙述不当而致使顾 客遭受损失等的任何相关责任。
6.	在使用本资料所记载的产品数据、图、表等所示的技术内容、程序、算法及其他应用电路例时,不仅要对所 使用的技术信息进行单独评价,还要对整个系统进行充分的评价。请顾客自行负责,进行是否适用的判断。 本公司对于是否适用不负任何责任。
7.	本资料中所记载的产品并非针对万一出现故障或是错误运行就会威胁到人的生命或给人体带来危害的机器、 系统(如各种安全装置或者运输交通用的、医疗、燃烧控制、航天器械、核能、海底中继用的机器和系统等) 而设计和制造的,特别是对于品质和可靠性要求极高的机器和系统等(将本公司指定用于汽车方面的产品用 于汽车时除外)。如果要用于上述的目的,请务必事先向本公司的营业窗口咨询。另外,对于用于上述目的
8.	而造成的损失等,本公司概不负责。 除上述第7项内容外,不能将本资料中记载的产品用于以下用途。如果用于以下用途而造成的损失,本公司 概不负责。 1)生命维持装置。
	2)植埋于人体使用的装置。 3)用于治疗(切除患部、给药等)的装置。 4)其他直接影响到人的生命的装置。
9.	在使用本资料所记载的产品时,对于最大额定值、工作电源电压的范围、放热特性、安装条件及其他条件请 在本公司规定的保证范围内使用。如果超出了本公司规定的保证范围使用时,对于由此而造成的故障和出现 的事故,本公司将不承担任何责任。
10.	为全议,一直致力于提高产品的质量和可靠性,但一般来说,半导体产品总会以一定的概率发生故障、或者由 于使用条件不同而出现错误运行等。为了避免因本公司的产品发生故障或者错误运行而导致人身事故和火灾 或造成社会性的损失,希望客户能自行负责进行冗余设计、采取延烧对策及进行防止错误运行等的安全设计 (包括硬件和软件两方面的设计)以及老化处理等,这是作为机器和系统的出厂保证。特别是单片机的软件, 由于单独进行验证很困难,所以要求在顾客制造的最终的机器及系统上进行安全检验工作。
11.	田于单独近行验证很困难,所以安求在顾客制造的最终的机器及示统工进行安全检验工作。 如果把本资料所记载的产品从其载体设备上卸下,有可能造成婴儿误吞的危险。顾客在将本公司产品安装到 顾客的设备上时,请顾客自行负责将本公司产品设置为不容易剥落的安全设计。如果从顾客的设备上剥落而 造成事故时,本公司将不承担任何责任。

12. 在未得到本公司的事先书面认可时,不可将本资料的一部分或者全部转载或者复制。 13. 如果需要了解关于本资料的详细内容,或者有其他关心的问题,请向本公司的营业窗口咨询。

Keep safety first in your circuit designs!

1. MOS-TECH Semiconductor Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.